What is claimed is:

 $\frac{1}{2}$

H0

<u>†</u>13

Tu

A method of converting code to a hardware realization, the method comprising steps of: receiving user code including at least one algorithm specification, at least one data representation specification, and at least one data communication specification; and compiling the user code, wherein the user code is used to create a digital circuit.

£

- 2. The method of claim 1, wherein the step of compiling further comprises steps of: compiling the user code to generate a netlist; and mapping the netlist using physical design tools for creating the digital circuit.
 - 3. The method of claim 1, further comprising a step of creating the digital circuit based on the user code.
 - 4. The method of claim 3, wherein the step of creating further comprises steps of: creating configuration data; and subsequently configuring an FPGA.
 - 5. The method of claim 3, wherein the step of creating further comprises creating a specification for one of a custom-designed VLSI chip and a standard cell VLSI chip.
 - 6. The method of claim 1, wherein the step of compiling further comprises retrieving information from libraries, the information being associated with the at least one algorithm specification, the at least one data representation specification, and the at least one data communication specification.
- 7. The method of claim 1, wherein the at least one algorithm specification includes at least one variable having a defined set of values not varying by platform and at least one operator having a function not varying by platform.

The method of claim 1, wherein the at least one data representation specification includes 1 8. 2 one of 2's-complement, signed-digit, and fully-redundant carry-save for each variable in the at 3 least one algorithm specification. 4 5 The method of claim 1, wherein the at least one data communication specification 9. 6 includes one of bit-serial, digit-serial and fully-parallel for each variable in the at least one 7 algorithm specification. 8 9 10. The method of claim 1, wherein the step of receiving the user code further comprising 10 receiving selections of the at least one algorithm specification, the at least one data 日起台灣 representation specification, and the at least one data communication specification from a -1 graphical user interface (GUI). The method of claim 1, wherein the at least one algorithm specification, the at least one 11. **4**5 data representation specification, and the at least one data communication specification are 16 independent and each of these specifications are modifiable without affecting the others. 14 A method of converting code to a hardware realization, the method comprising steps of: 12. 19 receiving user code; identifying variables used in an operation in the user code, the operation including at least 20 21 one operator; identifying a set of assumable values for each of the identified variables; 22 23 calculating a set of assumable values for other variables holding the results of the operation based on the identified set of assumable values; and 24 25 compiling the user code, wherein the user code is used to create a digital circuit. 26 The method of claim 12, wherein the user code further includes at least one algorithm 27 13.

specification.

28 29

30

specification, at least one data representation specification, and at least one data communication

- The method of claim 13, wherein the at least one data representation specification 1 14.
- 2 includes one of 2's-complement, signed-digit, and fully-redundant carry-save for each variable in
- 3 the at least one algorithm specification.

4

- The method of claim 13, wherein the at least one algorithm specification, the at least one 5 15.
- 6 data representation specification, and the at least one data communication specification are
- independent, such that each of these specifications are modifiable without affecting the others. Ţ

8

10

日起一旦1015日

9

- 16.\ A system operable to create a digital circuit, the system comprises:
- a compiler compiling user code, the user code including at least one algorithm specification, at least one data representation specification, and at least one data communication specification; and
 - a digital circuit created from the compiled user code.
- 17. The system of claim 16, further comprising a plurality of libraries connected to the compiler, the plurality of libraries including information associated with the at least one algorithm specification, the at least one data representation specification, and the at least one data communication specification, wherein the compiler retrieves the information to compile the user code.

20

17

19

- 18. The system of claim 16, wherein the compiler compiles the user code to generate a netlist 21
- 22 that lists components in the digital circuit.

23

The system of claim 18, further comprising physical design tools, the physical design 24 19. 25 tools being used to create the digital circuit from the netlist.

26

- The system of claim 16, wherein the at least one algorithm specification includes 27 20. variables and an operator in an operation in the user code, and each of the variables includes an 28
- 29 identifiable set of assumable values to be used in the operation.

30

- The system of claim 20, wherein the compiler is operable to calculate a set of assumable 21. 1
- values for a variable in the operation performed by an operator holding a result of the operation 2
- 3 based on the identified set of assumable values for the variables used in the operation.

4

5